ABSTRACT A 13.56-MHz active rectifier with a dynamically controllable common-gate comparator for wirelessly powered supplied implantable medical devices is presented in this paper. The proposed active rectifier is composed of two comparator-controlled PMOS and two cross-coupled NMOS for achieving high-voltage and high-power conversion efficiency. The dynamically controllable commongate comparator is implemented for high input level and low static power consumption of the rectifier. An active self-body bias is implemented to eliminate the body effect of the power PMOS. An SR latch is adopted for the comparator to control the offset and to stabilize the output pulse. The proposed rectifier is fabricated in a standard 0.13-µm (3.3-V device) CMOS process with 0.102-mm 2 active area. The measured input and output ranges under 500-output load are 2.14-3.6 V and 2-3.46 V, respectively. The measured power conversion efficiencies versus output load (0.1-1 k ) under 3.6 V ac input are 88%-91.9%, and the voltage conversion efficiencies are 86%-96.4%.
I. INTRODUCTION
In the recent years, techniques of wireless power transfer (WPT) have become more and more important for implantable medical devices (IMDs) such as pacemakers [1] , neural recording implants [2] , cochlear [3] , and retinal prostheses [4] . For these implants, a long-term reliable battery is also implanted. To avoid second operation due to battery replacement, WPT has been a promising solution to sustain the power supply. In the IMDs applications, power supply range varies from 10 mW to 100 mW according to the types of implants [5] .
Recharging the battery through skin and tissues should consider the frequency of the WPT. It has been reported that the frequency from 1 MHz to 13 .56 MHz is recommended [6] .
Adopting the inductive link design is suitable for such a high range. The area of the LC resonance circuit decreases with higher transfer frequency. However, higher frequency comes with penalty of increased energy loss stemming from the tissue absorption [7] .
A basic structure of inductive link wireless transfer system is shown in Fig. 1 . The LC magnetic resonant structure is adopted for smaller coil size, and larger transfer distance [1] . On the primary side, the clock generator supplies a 13.56 MHz clock signal, and the power amplifier (PA) amplifies the energy of the 13.56 MHz clock signal. For the primary and secondary coil, the LC value must be designed to achieve LC resonant at the frequency of 13.56 MHz. Therefore, the magnetic resonant energy could be able to transfer through the coils efficiently. On the secondary side, the rectifier is used to transform the AC energy into DC energy to supply the DC power.
The most significant component in this transfer system on the secondary side is the rectifier. As the primary and secondary LC resonators are precisely designed and adjusted, the power loss on the secondary coil should be extremely small owing to the low equivalent series resistance and high Q characteristics of the coil. Therefore, the power conversion efficiency (PCE) on the secondary side mainly depends on the rectifier.
In this paper, we propose a high efficiency active rectifier with dynamically controllable comparator for saving the static power consumption. To increase the PCE, active-diodebased rectifier is adopted. The active diode is the predominant component in the design of the active rectifier for reducing the reverse current from the power MOSFETs. The active rectifier is composed of a comparator and a power MOSFET. Though the comparator prevents the reverse current in the active diode efficiently, an additional power consumption also been brought out. Another issue on the rectifier is the body effect on the PMOS power MOSFETs. In the energy transfer system, there is no steady supply voltage to the transistors' bulk. In the conventional self-body bias solution [7] , [8] , the voltage of the body will always be the highest voltage level, which is even higher than the input voltage. The conventional method will bring out the body-effect to the power MOS. Thus, the PCE will be worse due to the decreased current.
In this research, an improved common-gate-comparatorbased active rectifier is proposed to enhance the PCE. The system architecture and circuit implementation are discussed in Section II. In Section II, the proposed dynamic common-gate comparator is introduced in Part A, followed by the improved body-bias discussed in Part B. The PCE analysis of the rectifier is analyzed in Part C of the Section II. In section III, the measurement setup and measured results will be introduced. The conclusion and research efforts are in section IV.
II. SYSTEM ARCHITECTURE AND CIRCUIT DESIGN
A conventional active full-wave rectifier is shown in Fig. 2(a) . In an active rectifier, the active diode includes a comparator (CMP 1,2 ), a power transistor (M D1,D2 ), and self-body bias 
circuit (SBB).
As the input V A increased higher than the output V REC , the comparator CMP 1 will switch to low level to turn on the power transistor M D1 . On the other hand, the cross-coupled power transistor M C2 will be turned on when V A is higher than an NMOS threshold voltage V THN . Then, V B will be connected to the ground VSS, M C1 and M D2 will be turned off. Similarly, when V B goes higher than V THN , M C1 will be turned on, M C2 will be turned off, and M D1 will be turn off. As V B goes higher than V REC , M D2 will be turned on by the comparator CMP 2 . In this power transfer system, SBB circuit shown in Fig. 2(b) is necessary employed to ensure that the bulk voltage is always the highest in this system. Therefore, the active full-wave rectifier could be able to transfer the full-wave energy source (V A , V B ) into the output without large amount of reverse current and the passive diode voltage drop V D . Such structure could convert the voltage efficiently, and pay for less reverse current. For the reason that this structure is widely used in high-efficient AC power conversion.
However, an additional circuit adopted usually implies a redundant power consumption been brought out. To increase the power conversion efficiency, reducing the power consumption of the transfer system as much as possible is quiet significant and efficient.
In this study, we proposed two methods focused on reducing the power consumptions of the energy transfer system. The proposed high-efficiency active rectifier structure is shown in Fig. 3 . In this structure, the rectifier is composed of two power transistors (M D1,D2 ), a cross-coupled pair (M C1,C2 ), an SR latch, an active body-bias circuit (ABB), and two dynamic common-gate comparators (DCGC).
Previous works achieved power savings based on several circuit techniques where their underlying principle is similar. Comparatively, our work with the proposed comparator consumes less implementation area and removes the current source by means of a novel dynamic control concept. In conventional body-bias structures of the DC powerless systems (rectifier is power supplied by AC power source), SBB is a popular and simple solution to solve the bulk problems [7] , [8] . Knowing that the body of the PMOS should be the highest voltage state, the bulk should be connected to V A , V B or V REC , depending on the higher one. However, this structure also couples the AC amplitude through the parasitic capacitance of the SBB transistors, that makes the body voltage could be higher than the peak voltage of input source V A and V B . In the passive rectifiers, the voltage conversion efficiency (VCE, V REC /(V PP,VA−VB /2)) is much lower than active rectifiers. Assuming the AC input signal is coupled to the body, the body voltage may not be higher than the AC input owing to low output voltage. Since, the SBB is suitably adopted in passive rectifiers. However, in the recent studies, high efficient active rectifiers are widely studied, the output voltage is almost the same with the input peak voltage, SBB still makes the bulk even higher, which makes the power transistors operated over the limitations of standard process. Even if the transistors worked functionally, the bulk voltage is still higher than the source end, which brought out the body-effect that makes the charging current and PCE smaller. In view of this, we propose an ABB structure to eliminate the body-effect on the power transistors. The detailed description of proposed DCGC will be discussed in part A, and proposed ABB will be discussed in part B.
A. DYNAMIC COMMON-GATE COMPARATOR
In the conventional comparators, common-gate structure is commonly used in the active rectifiers for its high DC input stage [9] - [17] . Fig. 4 (a) shows a common structure of the common-gate comparator (CGC) used in active rectifiers. In this structure, M P1 , M P2 , M N1 , and M N2 are necessary components in CGC. As V A is lower than V REC , M P2 is off, V X is pulled low by M N2 , and the comparator output SW1 will be high to turn off the power transistor M D1 in Fig. 3(a) . As V A is higher than V REC , M P2 will be turned on and V X will be pulled to high, and SW1 will be low to turn on the M D1 .
Note that the tail current of I MN1 and I MN2 are the same mirrored from M I . If V A equals to V REC , then M P1 and M P2 should own the same I D current owing to the same V GS and V DS . And if V A is higher than V REC , V GS,MP2 is larger than V GS,MP1 , then the V DS,MP2 decreases rapidly, and V X would be pulled high due to the fixed current mirrored from M P1 .
As aforementioned, the comparators must exist several kinds of power consumptions. Fig. 4(b) shows the simulation result of the conventional CGC. From this simulation, we noticed that the tail current of I MN1 always existed whether the comparator is operating or not. Assume the driving inverters worked as digital circuits, consuming little static power consumptions, the comparator has the static power consumption from the tail current I MN1 which absorbs the energy from the output V REC . Thus, the tail current could be considered as a parallel path with the output load R L . Therefore, to improve the power conversion efficiency, removing the static current when the comparator is not necessary to operate could be a proper solution.
Knowing that the comparator only compares the voltage only when V REC and V A are close, we made the tail current exist only when V A was higher than a threshold voltage V THN . This hypothesis is early enough for the comparator to operate because the power transistor of the cross-coupled pair also turned on when V A is larger than a V THN . The tail current is not necessary to exist when V A is still lower than V THN . The proposed dynamic common-gate comparator (DCGC) is shown in Fig. 5(a) . By removing the current mirror VOLUME 6, 2018 of M I , the M N1 and M N2 are controlled by V A . Fig. 5(b) shows the simulation result of proposed DCGC. Compared with the conventional CGC, the comparator has no static current (I MN1 , I MN2 ) when V A is lower than a V THN , which means the DCGC has no static power consumption when the comparator not in active region. By eliminating the static power, the total power consumption of the active rectifier should be reduced, and the PCE could be increased.
Although the idea is quite similar to [9] , the structure uses both V A and V B as power supply. The comparator compares V A and VSS. When V B turns to low and V A turns to high, the comparator has no static power, which provides the same benefit as our design. However, in the operating mode, V B is slightly higher than V REC . They call this voltage drop as conduction drop. The conduction drop will influence the compare voltage level. For example, conduction drop made the current mirror have different V GS , which definitely brings out the current mismatch in the comparator. In our structure, the tail current are both controlled by the same input signal. Both M N1 and M N2 have the same V GS . The current mismatch from conduction drop could be avoided.
The following statement describes the operation of the proposed common-gate comparator. The simulated operation progress is shown in Fig. 6 . State I: As V A < V THN , V Y holds a high value and V X stays low from the last V AC falling.
State II: As V REC > V A > V THN , V Y starts to drop slightly due to the opening tail current from M N1 . V X still stays low because the |V GS | of M P2 is still not high enough to turn on the M P2 .
State III:
starts to open and V X starts to increase owing to the |V GS | > V THP . An interesting thing could be observed that the V A is still lower than the V REC , but V X is rising up. This means in this structure, the offset HL already existed naturally by the dynamic current source. The offset is totally controlled by V Y , a proper sizing of the active current source could make the comparator operate earlier. The initial offset HL is determined by the output DC bias. In this dynamic structure, this offset is changing dynamically with the dynamic controlled tail current.
State IV: As V A V REC , I MN1 = I MN2 , V X starts to raise up rapidly owing to the channel length modulation on M P1 . The rising V X triggers the inverter and the output SW1 turns low to open the power transistor M D1 . On the other hand, SW1 also sets the output of SR latch SC1 to be low and turns on the M R to control the offset LH , and V Y starts to raise up. This makes the M P2 to turn off earlier. The M R is used to eliminate the reverse current.
The reverse current control method was initially proposed in [9] , which was also called offset-control in [11] , switched-offset in [15] , and adaptive on/off delay compensation in [17] . This technique has been widely used in recently studies. The underlying principle is similar in these studies. Owing to the offset of the comparator and the delay of the comparator with driving buffers, the rising edge will be too late to turn off the power transistor M D1 . The delay will bring out the reverse current to make current flow from V REC to V A . The reverse current decreases the PCE. Therefore, M R was used to insert current offset to the comparator. While the SW1 is low, the SR latch makes SC1 become low and turn on M R . After the offset current is introduced, V Y becomes higher, and current on M P2 becomes lesser. The offset current makes V X become lower to let the driving inverters' output SW1 switches to high earlier. As SW1 turns to high earlier, the M D1 turns off earlier, which decreases the reverse current and makes PCE better.
State V: In this state, V Y has been raised up by inserting the offset LH , V A -V Y < V THP comes earlier than without the offset control. V X turns to low as V A still larger than V THN , the M P2 turns off due to the |V GS | is lower than V THP . The output SW1 turns off the power transistor M D1 .
State VI: The decreasing V A starts to turn off the current source M N1 and M N2 . As M N2 is gradually closed, the current from V REC is decreasing but still flows to charge V Y . Finally, V Y turned to high level.
Note that the M N1 and M N2 are mainly controlled by the input V A ; the maximum current is proportional to the input amplitude. This is necessary power loss for high VCE operation. Assume the output voltage is almost the same with input amplitude, the comparator need to operate faster for generating a narrower pulse. With the proportional tail current, the comparator owns a larger saturation current and larger transconductance (g m ), which makes the comparator, operates faster when the input source is higher. Nevertheless, we still need to limit the saturation current by increasing the length of M N1 and M N2 . The maximum input amplitude of V A is 3.6V, and the maximum saturation current is designed within 40uA.
By analyzing the operation state of the proposed DCGC, we could ensure that the dynamic control technique would not have the comparator's output drop into an unknown state. In this technique, as the comparator been turned off, M P1,P2 and M N1,N2 are all operate in cut off region, but the output V X would be low owing to M N2 turned off later than M P2 . On the other hand, M L is implemented for avoiding malfunction while V A is low. While the comparator turned off, V X is a floating point; M L will pull SW1 to high after the comparator finished operating. For eliminating the reverse current, M R is inserted to adjust the offset of comparators [11] . To ensure the stability of the comparator, we only compensate single side offset rather than dual side [15] . Besides, the SR latch helped to avoid multiple-pulsing issue [15] . Note that the offset includes not only the offset of the amplifier, but also the delay of the driving inverters [17] . In our research, the offset compensation is not our main issue, so the M R is external controlled.
B. ACTIVE BODY-BIAS
The PCE of the rectifier could be improved by reducing the power consumption of the comparators. On the other hand, the performance of the power transistors also plays an important role in high efficiency circuit designs. In most of the former research, the bulk of the power transistors are connected to a self-body-bias (SBB) circuit, which is shown in Fig. 7(a) . This structure ensures the bulk voltage is always at the highest voltage in a DC powerless system. However, in such high frequency at 13.56MHz, the parasitic capacitance could be able to couple the AC signal from the source to the body. The simulation result shown in Fig. 7(c) shows that the bulk voltage of the conventional SBB is coupled by the AC input and is much higher than the input source. As the V BS increases to be positive, the body effect would extremely influence the maximum current of the power transistors.
Under the consideration of increasing the maximum PCE, the bulk voltage should be controlled much effectively [18] . The proposed active-body-bias (ABB) circuit is shown in Fig. 7(b) . Assume V A is high and V B is low, V B turns on M B1 and M B2 . The bulk voltage B1 would be divided voltage of V A and V REC . Thus, the coupled AC signal would be shared to V REC . The proposed ABB circuit simulation is VOLUME 6, 2018 shown in Fig. 7(d) . This architecture ensures the body voltage slightly lower than the input source, but still higher than the output voltage.
For the adaptive body-bias, the geometry ratio W/L of M B1 and M B3 is 0.5µm/10µm, and geometry ratio of M B2 and M B4 is 0.5µm/20µm. The large length is designed to reduce the leakage current. The length of M B2 is designed to be much larger than that of M B1 in order to obtain larger voltage across M B2 . The larger voltage across M B2 could limit the bulk voltage and suppress maximally leakage current. For some of the high-speed CMOS circuit designs, the bulk voltage is allowed to be controlled [19] . The leakage current (I SB ) also exists in conventional SBB structure. Fig. 7(c) shows the conducting and leakage current simulation result with SBB. The leakage current exists in a whole half cycle. The leakage current exists because of the RC delay from SBB. Fig. 7(d) shows the conducting and leakage current simulation results with ABB. The ABB structure brings out larger leakage current indeed. However, the leakage current only exists between two half cycles rather than the entire half cycle. In addition, the proposed ABB structure brings much more conducting current for the power transistors M D1 and M D2 . The conducting current increases by 2mA, and the leakage current increases by only 450pA. The advantage of the proposed ABB structure obviously outweighs the disadvantage.
In this body bias architecture, the bulk voltage is a voltage division of two p-type transistors. As a result, the coupled AC amplitude has been removed. Instead, the bulk voltage has been pulled down to enhance the body-effect, and to make the threshold voltage of the power transistor even smaller. that the V TH increases and the I D current decreases with increasing V BS . Conversely, the I D current increases with decreasing V BS . The negative V BS would bring out larger I D current and improve the PCE. Fig. 9 shows the compared simulation result with conventional CGC, proposed dynamic CGC, SBB and ABB. This result shows that the proposed DCGC and ABB improves about 4% of PCE at 1k load, and improves about 1.5% of PCE at 300 load where appears maximum PCE value. 
C. PCE ANALYSIS AND CONSIDERATIONS
In this section, we will analyze the power conversion efficiency (PCE) of a full-wave rectifier to identify the key parameter for PCE improvement [20] . A simplified equivalent circuit model of an active full-wave rectifier is shown in Fig. 10 . The AC power supply, V AC , represents the AC power from the secondary LC-resonant coil. The switches represent the comparators' switching for active diodes. The capacitors, C g,p , represent the equivalent capacitance on the p-type power transistors. The resistors, R S , represent the turn on resistance of both p-type and n-type power transistors. I RL and I RS represents the current flow through R S and R L . The output load, R L and C L , represents the output resistance and output capacitance load, respectively. To estimate the PCE, we consider the turn on duty cycle as D, and the period of resonant frequency as T S . The charge (Q ch ) and discharge (Q disch ) equation is given by (1)(2).
For a balanced system, the charge and discharge will be equal, and the current flows from R S and R L can be described as
Through calculating the current equation, the power conversion efficiency on the rectifier can be estimated as
In this equation, the P Load represents the output power on the R L and C L , and the P Load is calculated as
Because of the full-wave structure, the switching and turn power dissipation would happen twice in a period, once switching and turn power dissipation should be doubled. The P ron,p and P ron,n represents the turn on power on the p-type power transistor and n-type cross-coupled power transistor, respectively. The power consumption on the turn on resistance can be calculated as
Noticed that the resistance decreases with the threshold voltage V TH , which was reduced by the proposed ABB circuit through pulling down the bulk voltage of the p-type power transistors. Due to the lower V TH , the resistance can be slightly smaller and the power consumption on the turn on power could be reduced. On the other hand, the most important difference between passive and active rectifier is the switching (clocking) power on the p-type power transistors and the extra power consumptions on the comparators. The switching power is the power dissipation when charging and discharging the capacitance on the power transistors. This power dissipation happened when the driving inverters behind the comparators started to charge and discharge the large amount of capacitance on the power transistors, C g,p , and these inverters are powered by the output V REC , also could be considered as a power loss of a parallel resistance with R L but losses power inside the rectifier. The switching power can be described as
In front of the driving inverters, there is a four transistor based dynamic controlled common-gate comparator, which is power supplied both from the input source, V AC , and output, V REC . In our study, the comparators' power is reduced to eliminate the static power consumption from both the input and output.
In this calculation, the switching power on the crosscoupled power transistors is neglected, because these transistors are considered as AC biased by the AC input, which could not be considered as switching power. And the switching power on the active body bias is also neglected, because this switching power is too small compared with the p-type power transistors.
The process and temperature variations are also considered; the variation simulation result of PCE and VCE is shown in Fig. 11 . 
III. MEASUREMENT RESULTS
The proposed active rectifier was designed and fabricated in 0.13 µm (3.3V device) CMOS process. The micrograph of the active rectifier is shown in Fig. 12 . The size of this chip, including pads and seal ring, is 1.239 mm 2 , and the active area is 0.102 mm 2 . The primary and secondary coupling coil were designed identical, and printed on dual-side printed circuit boards (PCBs). The PCB coil schematic and information is shown in Fig. 13 . The measured inductance, AC resistance and DC resistance of the coil under 13.56MHz are 2.38µH, 3.218 and 1.1 , respectively. The measured Q factor of this coil is 63.
The measurement setup is shown in Fig. 14 . In our measurement, the inductor L 2 represents the PCB coil, and capacitor C 2 is a 100pF varactor. In this measurement, we observed that the distance between primary and secondary coil, and different load variation would influence the magnetic resonant amplitude. Since, the varactor was used to adjust the LC resonant. . 15 shows the photo of measurement environment and setup. The upper PCB coil is the primary coil that was connected to a class-E power amplifier (PA) and a 100pF varactor. The lower PCB coil is the secondary coil that was connected parallel with a 100pF varactor. The capacitance of the varactors was adjusted to about 58pF to reach the LC resonance frequency. The right side PCB board connected to the secondary coil is the chipboard.
The capacitance between the coil and rectifier is hard to be estimated. In our experiment, we used a 100-pF varactor to adjust the inductive resonant frequency. By adjusting the capacitance, maximum power transfer can be fulfilled.
To calculate the PCE in the measured results more accurately, we have used a new experimental setup including current waveform analyzer Keysight CX3324A, CX1101A current probe, and CX1151A passive probe adapter. The current probe was set at 100 MHz bandwidth, and measurement range was set under 200 mA. The noise level is under 0.2 mA RMS in such setup. The most important thing is that the passive probe and current probe can be calibrated by the waveform analyzer. The measured current signal should be highly synchronized. We also did an experiment by comparing the results of multiplying the RMS value of differential input voltage and input current with the results of measuring RMS power by multiplying differential input voltage and input current. The results are almost the same. All the measured data were measured under the same situation: fixed resonant frequency at 13.56 MHz and 3.6 V input amplitude. The measured result shown that the maximum PCE is 91.95%. The measured PCE and VCE of the rectifier are defined as where the integration interval T is the full period of the resonant frequency. Fig. 17 and Fig. 18 show that the simulated and measured result of PCE and VCE of proposed active rectifier versus output load R L , respectively. The results show that the tendency of the measured PCE and VCE load variation curve are the same with the simulation results. The measured PCE result has a slight drop (1% ∼ 2%), especially in light load. The optimized PCE is allocated at R L = 300-, which output power is 37.37mW, and input power is 40.64mW. This result shows that the measured data is close to the expectation from simulation. Table 1 compares the performance of proposed work with state-of-the-art active rectifiers. Previous works achieve power savings based on several circuit techniques where their underlying principle is similar. Comparatively, our work with the proposed comparator consumes less implementation area and removes the current source by means of a novel dynamic control concept.
IV. CONCLUSION
In this research, a dynamically controllable common-gate comparator for high-power-conversion-efficiency active rectifier is presented. The proposed comparator saves the static current and improves the PCE in any loading situation of the output. By substituting the SBB circuit with an ABB circuit, the threshold voltage of power transistors can be decreased, thereby yielding more charging current with less size of power transistors. The results show that the proposed structure is much more area efficient (maximum power MOSFET size) as compared with those state-of-the arts demonstrated in the literature. The maximum PCE could be even higher, due to the lower threshold voltage. To achieve higher power conversion efficiency, choosing NMOS active diode is better. The reason is that the size of NMOS power transistor is half of the size of PMOS. The switching power mentioned in (8) is also half consumption less. In this work, we are aimed at discussing the power consumption from comparators and characteristics of the PMOS power transistors. The transistor operates as a switch. The conduction power consumption in (6) decreases with smaller V THP , which is controlled by ABB from PMOS. Therefore, we use the PMOS as the active diode for analysis convenience. Measurement results show that a peak PCE of 91.45% at around 40-mW output power can be achieved.
